

## CXA1372BQ/BS

### **RF Signal Processing Servo Amplifier for CD Player**

#### Description

The CXA1372BQ/BS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

#### Features

- Dual ±5V and single 5V power supplies
- Low power consumption
- Fewer external parts
- Disc defect countermeasure circuit
- Fully compatible with the CXA1182 for microcomputer software

#### **Functions**

- · Auto asymmetry control
- Focus OK detection circuit
- Mirror detection circuit
- Defect detection, countermeasure circuit
- EFM comparator
- Focus servo control
- Tracking servo control
- Sled servo control

#### Structure

Bipolar silicon monolithic IC



- Supply voltage Vcc VEE 12 V
- Operating temperature
  - Topr –20 to +75 °C
- Storage temperature
  - Tstg –65 to +150 °C
- Allowable power dissipation
  - PD 457 (CXA1372BQ) mW
    - 833 (CXA1372BS) mW

#### **Recommended Operating Conditions**

Vcc – Vee	3.6 to 11	V
Vcc – Dgnd	3.6 to 5.5	V

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

#### **Block Diagram**



#### **Pin Configuration**

#### CXA1372BQ



CXA1372BS



#### **Pin Description**

Pin	No.	Symbol	0	Equivalant aircuit	Description						
Q	S	Symbol	1/0		Description						
1	7	VC	I		Center voltage input. For dual power supplies: GND For single power supply: (Vcc + GND)/2						
2	8	FGD	I	2 Vcc 147 48k ₩ 130k VEE 20µA	Connects a capacitor between this pin and Pin 3 to cut high-frequency gain.						
3	9	FS3	I	3 46k 580k W 580k W 0	The high-frequency gain of the focus servo is switched through FS3 ON and OFF.						
4	10	FLB	I		External time constant to boost the low frequency of the focus servo.						
5	11	FEO	0		Focus drive output.						
11	17	ΤΑΟ	0	5 11 14 250μA 4 4 4 4 4 4 4 4 4 4 4 4 4	Tracking drive output.						
14	20	SLO FE-	SLO FE-	SLO FE-	SLO FE-	SLO FE-	SLO FE-	SLO FE-	0	<b>Φ Φ Φ Φ Φ Φ Φ Φ Φ Φ</b>	Sled drive output.
6 12									FE-	SLO FE-	SLO FE-

Pin	No.	Symbol	1/0	Equivalent circuit	Description
Q	S	Cynibol			
7	13	SRCH	I	7 147 147 50k ≥ 3.5µA ↓ ↓ 11µA	External time constant for forming the focus search waveforms.
8	14	TGU	I	8	External time constant for selecting the tracking high-frequency gain.
9	15	TG2	I	9 147 470k 2 470k 2	External time constant for selecting the tracking high-frequency gain.
12	18	TA-	I	147 147 90k ↓ 3μA ↓ 11μA	Inverted input for tracking amplifier.
13	19	SL+	I		Non-inverted input for sled amplifier.
15	21	SL-	I	147 15 147 15 147 147 147 147 147 147 147 147	Inverted input for sled amplifier.

Pin	No.	Symbol			Description
Q	S	Зушоо			Description
16	22	FSET	I	147 16 ↓ 147 ↓ 147 ↓ 15k ↓ 15k	Sets the peak frequency of focus tracking phase compensation.
17	23	ISET	I		Current is input to determine focus search, track jump, and sled kick level.
18	24	SSTOP	I	147 18 147 W 147 Γ 147	Limit SW ON/OFF signal detection for disc innermost track detection.
20	26	DIRC	I		Used for 1-track jump. Contains a $47k\Omega$ pull-up resistor.
21	27	LOCK	I		At "Low" sled overrun prevention circuit operates. Contains a $47k\Omega$ pull-up resistor.
22	28	CLK	I	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Serial data transfer clock input from CPU. (no pull-up resistor)
23	29	XLT	I		Latch input from CPU. (no pull-up resistor)
24	30	DATA	I		Serial data input from CPU. (no pull-up resistor)
25	31	XRST	I		Reset input, reset at "Low". (no pull-up resistor)
26	32	C. OUT	ο		Track number count signal output.
27	33	SENS	0	26 27 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	Outputs FZC, AS, TZC and SSTOP through command from CPU.

Pin	No.	Symbol	1/0	Equivalent circuit	Description
Q	S	Cymbol			
29	35	MIRR	0		MIRR comparator output. (DC voltage: $10k\Omega$ load connected)
38	44	СР	I	20 k k fr	Connects MIRR hold capacitor. Non-inverted input for MIRR comparator.
34	40	CC1	0		DEFECT bottom hold output.
35	41	CC2	I		Input for DEFECT bottom hold output with capacitance coupled.
30	36	DFCT	0		DEFECT comparator output. (DC voltage: $10k\Omega$ load connected)
37	43	СВ	I		Connects DEFECT bottom hold capacitor.
31	37	ASY	I		Auto asymmetry control input.
32	38	EFM	0	32 4.8k Current source depending on power supply (Vcc to DGND)	EFM comparator output. (DC voltage: 10kΩ load connected)
33	39	FOK	0		FOK comparator output. (DC voltage: 10kΩ load connected)

Pin	No.	Currence of			Description
Q	S	Symbol	1/0	Equivalent circuit	Description
39	45	RFI	I		Input for RF summing amplifier output with capacitance coupled.
40	46	RFO	0		RF summing amplifier output. Check point of eye pattern.
42	48	TZC	I	42	Tracking zero-cross comparator input.
43	1	TE	I		Tracking error input.
44	2	TDFCT	I		Connects a capacitor for time constant during defect.
45	3	ATSC	I	$\begin{array}{c} Vcc & & \\ 45 & & 470k \\ \hline \\ 45 & & \\ \\ V_{EE} & & \\ \end{array} \\ \end{array}$	Window comparator input for ATSC detection.
46	4	FZC	I		Focus zero-cross comparator input.
47	5	FE	I		Focus error input.
48	6	FDFCT	I		Connects a capacitor for time constant during defect.

# **Electrical Characteristics**

(Ta = 25°C, Vcc = 2.5V, VEE = -2.5V, D. GND = -2.5V)

: - -		шA	ШA	岛	岛	>	>	>	>	мV	2 2	Уш	岛	dB	>	>	>	>	_ M	_ N
V. M	Max.	27	8	24.0	-35		-2.0		-1.2	-360	640	61	17.6	-39		-2.0		-1.2	-360	640
T, T	- y -	19	-17	21.0								50	13.3							
Min		ω	-24	18.0		2.0		1.2		-640	360	39	11.6		2.0		1.2		-640	360
Description of output	method			V1 = 10Hz, 100mVp-p GFE0 = 20 log (Vout/Vin)	SG = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 08	$V_1 = 0.5 V_{DC}$	V1 = -0.5 VDC	$V_1 = 0.5 V_{DC}$	V1 = -0.5 VDC			$*(V_{CC} + DGND)/2 = SENS$ value when E4 is varied.	V2 = 10Hz, -500mVp-p Gтео = 20 log (Vout/Vin)	V <sub>2</sub> = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 25	$V_2 = -0.5 V_{DC}$	$V_2 = 0.5 V_{DC}$	$V_2 = -0.5 V_{DC}$	$V_2 = 0.5 V_{DC}$		
Measure-	point	10, 36	19, 41	ъ	2	ъ	ъ	ъ	ъ	5	ъ	27	5	11	11	11	11	11	11	11
sias condition	E1 E2 E3 E4											*								
	2	8	8	08	00	08	08	08	08	02	03	00	25	00	25	25	25	25	2C	28
	7 S8 S9																			
tion	S6 S.																0	0		
condi	S5 (														0	0	0	0		
SW 6	8 S4																			
	S: S:					0	0	0	0											
	S1 S																			
o, mbol		lcc	lee	<b>G</b> FE0	VFEOF	VFE01	VFE02	VFE03	VFE04	Vsrch1	Vsrch2	VFZC	Gтео	Vтеог	Vte01	Vте02	Vтеоз	Vте <sub>04</sub>	VJUMP1	VJUMP2
		urrent consumption	urrent consumption	DC voltage gain	Feedthrough	Max. output voltage	Max. output voltage	Max. output voltage	Max. output voltage	Search output voltage	Search output voltage	FZC threshold value	DC voltage gain	Feedthrough	Max. output voltage	Max. output voltage	Max. output voltage	Max. output voltage	Jump output voltage	Jump output voltage
	-	ပ	Ŭ		(	ЗΛЯ	3S S	SUS	FO		_			БКИО	เร อ	<b>KIN</b>	3AC	<u>ι</u> ΤΓ	-	
		-	7	ю	4	5	9	7	8	6	10	11	12	13	14	15	16	17	18	19

#### SONY

Т

Τ

Т

Т

: - -	Ĭ	>ш	> u<	> ш	ß	岛	>	>	>	>	> u	> u	> E	>	>	> E	>	>	kHz
NoM	IVIAA.	7-	45	20		-34		-2.0		-2.0	-450	750	-10	-2.0	-2.0	-330		- - - -	
ų, F	- yb-	-26	26	0									-25			-356			
Min		-45	7	-20	50		2.0		2.0		-750	450	-40			-400	2.2		45
Description of output	method	*(Vcc + DGND)/2 = SENS	value when E3 is varied.	*(Vcc + DGND)/2 = SENS value when E2 is varied.	V5 = 10Hz, 20mVp-p Open loop gain	$V_5 = 10$ kHz, 100mVp-p Difference in gain when SD = 00 and SD = 25	V5 = 1.0VDC	V5 = -1.0VDC	V5 = 1.0VDC	V5 = -1.0VDC			*(Vcc + DGND)/2 = SENS value when E1 is varied.			(Vcc + DGND)/2 = value between Pins 39 and 40 when V4 is varied.		V4 = 1Vp-p - 375mVpc	
Measure-	point	27	27	27	44	14	14	14	14	14	14	14	27	27	26	33	33	33	33
dition	3 E4																		
s conc	E2 E:	*		*															
Bia	E1												*						
	90	10	10	20	25	00	25	25	25	25	23	22	30						
	88 S(																		
	S7 S								0	0									
lition	S6 (																		
conc	S5																		
SW	3 S4																		
	2 S:																		
	S1 S																		
-	5	ប្ត	5		_	ц	-	2	e	4	ź	Ş	ЧÖ	S	5	t.	Ĥ	Ŀ,	
	Ś	Vats	VATS	Vtzo	Gslo	VsLC	Vslo	Vslo	Vslo	Vslo	Vkici	Vkici	Vsst	Vsen	Vcol	VFOK	VFOK	VFOK	FFOK
		lue	lue	en			ge	ge	ge	ge	e	e				lue			ncy
		ATSC threshold va	ATSC threshold va	TZC threshold val	DC voltage gain	Feedthrough	Max. output voltaç	Max. output voltaç	Max. output voltaç	Max. output voltaç	Kick output voltag	Kick output voltag	SSTOP threshold value	SENS Low level	COUT Low level	FOK threshold val	High level voltage	Low level voltage	Max. operating freque
		ຍ		NAAT SEI			ΟΛ	SER	ED	٦S						>	FOI		
	2	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37

#### SONY

\_

:- -		>	>	kНz	d-d/	d-d/	>	>	kНz	kНz	d-d/	d-d/	کم ا	<u>&gt;</u> ш	>	>	d-d/	d-dV
VOV	MdX.		-2.0		0.3			-2.0	<del>.</del>		0.5		50	100		-1.2	0.12	
ų F	-ур-												0	50				
Min		1.8		30		1.8	1.8			2.5		1.8	-50	0	1.2			1.8
Description of output	method	V4 = 10kHz	1.0Vp-p - 0.4Vpc	V4 = 800mVp-p - 0.4Vbc	V4 = 10kH7 = 0.1V5C				V/1 - 0 8V/0-0 + 375mV/nc		V4 = 50Hz + 375mVpc	(square wave)	V4 = 750kHz, 0.7Vp-p	V4 = 750kHz, 0.7Vp-p + 0.25Vbc	V4 - 750kH7 0 7Vn-n		V4 - 750kH7	
Measure-	oint	29	29	29	29	29	30	30	30	30	30	30	31	31	32	32	A	A
Bias condition	E1 E2 E3 E4																	
Ū	0 60														0	0		
	S8												0	0	0	0	0	0
ç	S7																	
Iditio	S6																	
/ con	4 S5																	
SV	33																	
	S2 0																	
	S.																	
C, ambol	odilloo	Vmirh	VMIRL	FMIR	VMIR1	VMIR2	Ирестн	VDFCTL	FDFCT1	FDFCT2	VDFCT1	VDFCT2	DEFM1	Defm2	Vеғмн	VEFML	Vefm1	Vefm2
-+ 		High level voltage	Low level voltage	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	High level output voltage	Low level output voltage	Min. operating frequency	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	Duty 1	Duty 2	High level output voltage	Low level output voltage	Min. input operating voltage	Max. input operating voltage
				ROR	MIR				ECT	DEL					V	EEV		
	202	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54

#### **Electric Characteristics Measurement Circuit**



#### **Description of Functions**

#### **Focus Servo**



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a  $20k\Omega$  and  $48k\Omega$  resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal  $470k\Omega$  resistance and the capacitance connected to Pin 48. When this DFCT countermeasure circuit is not used, leave Pin 48 open.

When FS3 is ON, the high-frequency gain can be cut by forming a low-frequency time constant through a capacitor connected between Pins 2 and 3 and the internal resistor.

The capacitor connected between Pin 4 and GND is a time constant to boost the low frequency in the normal playback state.

The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of 510k $\Omega$  is connected to Pin 16.

The focus search level is approximately ±1.1Vp-p when using the constants indicated in the above figure. This level is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the level of the track jump and sled kick as well.

The FZC comparator inverted input is set to 2% of Vcc and VC (Pin 1); (Vcc – VC)  $\times$  2%.

\* 510k $\Omega$  resistance is recommended for Pin 16.

#### **Tracking Sled Servo**



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 8 and 9 is a time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 510k $\Omega$  resistance connected to Pin 16.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current × feedback resistance

The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;

Sled kick peak voltage = TM5 ( or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is  $120k\Omega$ :

TM3 ( or TM4) =  $\pm 11\mu$ A, and TM5 (or TM6) =  $\pm 22\mu$ A.

This current value is almost inversely proportional to the resistance and the variable range is approximately 5 to  $40\mu$ A at TM3.

SSTOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost track.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance ( $470k\Omega$ ) and the capacitor connected to Pin 44.

TM-1 was ON at DFCT in the CXA1082 and CXA1182, but it does not operate in the CXA1372.

#### Focus OK circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.

The HPF output is obtained at Pin 39 from Pin 40 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when  $V_{RFI} - V_{RFO} \approx -0.37 V$ .

Note that, C5 determines the time constants of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

#### **EFM** comparator

EFM comparator changes RF signal to a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.



As this comparator is a current SW type, each of the High and Low levels is not equal to the power supply voltage. A feedback has to be applied through the CMOS buffer.

R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500Hz, the EFM low-frequency components leak badly, and the block error rate worsens.

#### **DEFECT** circuit

After inversion, RFI signal is bottom held by means of the long and short time constants. The long timeconstant bottom hold keeps the mirror level prior to the defect.

The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1ms, and this is differentiated and level-shifted through the AC coupling circuit.

The long and short time-constant signals are compared to generate at mirror defect detection signal.



#### **Mirror Circuit**

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



Through differential amplification of the peak and bottom hold signals H and I, mirror output can be obtained by comparing an envelope signal J (demodulated to DC) to signal K for Which peak holding at a level 2/3 that of the maximum was performed with a large time constant. In other words, mirror output is low for tracks on the disc and high for the area between tracks (the MIRR areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

#### Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1372 can be broadly divided into four groups ranging in value from \$0X to \$3X.

1. \$0X ("FZC" at SENS (Pin 27))

These commands are related to focus servo control. The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	FS3	FS2	FS1

Four focus-servo related switches exist: FS1 to FS4 corresponding to D0 to D3, respectively.

\$00 When FS1 = 0, Pin 7 is charged to  $(22\mu A - 11\mu A) \times 50k\Omega = 0.55V$ .

If FS2 = 0, this voltage is no longer transferred, and the output at Pin 5 becomes 0V.

\$02 From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 5. This voltage level is obtained by equation 1 below.

 $(22\mu A - 11\mu A) \times 50 k\Omega \times \frac{\text{resistance between Pins 5 and 6}}{50 k\Omega} \qquad \dots \qquad \text{Equation 1}$ 

\$03 From the state described above, FS1 becomes 1, and a current source of +22µA is split off. Then, a CR charge/discharge circuit is formed, and the voltage at Pin 7 decreases with the time as shown in Fig. 1 below.



Fig. 1. Voltage at Pin 7 when FS1 gose from  $0 \rightarrow 1$ 

This time constant is obtained with the  $50k\Omega$  resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)



Fig. 2. Constructing the search voltage by alternating between \$02 and \$03 (Voltage at Pin 5)

#### 1-1. FS4

This switch is provided between the focus error input (Pin 47) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

 $00 \rightarrow 008$ Focus OFF  $\leftarrow$  Focus ON

#### 1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

a) The lens is searching the disc from far to near;

b) The output voltage (Pin 5) is changing from negative to positive; and

c) The focus S-curve is varying as shown below.



Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and turning the focus servo switch ON are performed when the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 27) as the point A transit signal. Focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.



Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.



Fig. 5. Poor and good software command sequences

#### 1-3. SENS (Pin 27)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC \$1X: AS \$2X: TZC \$3X: SSTOP \$4X to 7X: HIGH-Z

2. \$1X ("AS" at SENS (Pin 27))

These commands deal with switching TG1 and TG2 ON/OFF.

The bit configuration is as follows

	Johngulut	101110 00 1	0110110				
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	ANTI SHOCK	Break circuit	TG2	TG1
				ON/OFF	ON/OFF		

#### TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. The brake circuit (TM7) is to prevent the frequently occurred phenomena where the merely 10-track jump has been performed actually though a 100-track jump was intended to be done due to the extremely degraded actuator settling caused by the servo motor exceeding the linear range after a 100 or 10-track jump.

When the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking.









#### 3. \$2X ("TZC" at SENS (Pin 27))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0	
0	0	1	0	Tracking		Sled		
				control		contro		
				00: OFF		00: OF	F	
				01: Servo	ON	01: Se	rvo ON	
				10: F-JUN	ΛP	10: F-I	FAST FORWA	٨D
				11: R-JUN	ИР	11: R-	FAST FORWA	٨RD
				$\downarrow$			$\downarrow$	
				TM1, TM3	3, TM4	TM2, 1	M5, TM6	

#### DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0, and tracking servo is turned ON again. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However a 1-track jump must be performed here, which requires the above complicated procedure. For the 1-track jump in CD players, both the acceleration and deceleration take about 300 to 400µs. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes some time to transfer data.





Fig. 10. 1-track jump with DIRC (Pin 20)

The DIRC (Direct Control) pin was provided in this IC to facilitate the 1-track jump operation. Conduct the following process to perform 1-track jump using DIRC (normal High).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to Low. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to High after a specific time.
  Both the tracking servo and sled servo are switched ON automatically.
  As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.

#### 4. \$3X

This command selects the focus search and sled kick levels.

D0, D1 ..... Sled, NORMAL feed, high-speed feed

D2, D3 ..... Focus search level selection

				Focus se	arch level	Sled ki	Relative value								
D7	D7 D6 [	D5	D4	4 D3 D2 D (PS4) (PS3) (PS	D1 (PS2)	D0 (PS1)									
				0	0	0	0	±1							
	0	4	4	0	1	0	1	±2							
0	0	I	I	I	I	I	I	I	I	I	1	0	1	0	±3
				1	1	1	1	±4							

#### **Parallel Direct Interface**

#### 1. DIRC



#### 2. LOCK (Sled overrun prevention circuit)



#### **CPU Serial Interface Timing Chart**



Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	to	1000			ns
Latch pulse width	twL	1000			ns

#### (DVcc - DGND = 4.5 to 5.5V)

#### **System Control**

ltom	Address					SENS				
nem	D7 D6 D5 D4			D4	D3	D2	D1	D0	output	
Focus control	0 0 0 0		0	FS4 Focus ON	FS3 Gain Down	FS2 Search ON	FS1 Search Up	FZC		
Tracking control	0 0 0 1		1	Anti-shock	Brake ON	TG2 Gain set <sup>*1</sup>	TG1	A. S		
Tracking mode 0 0 1 0		0	Tracking mode *2		Sled mode *3		TZC			
Select	0	0	1	1	PS4 Focus search + 2	PS3 Focus search + 1	PS2 PS1 Sled kick + 2 Sled kick + 1		SSTOP	

\*1 Gain set

TG1 and TG2 can be set independently.

When the anti-shock is at 1 (00011xxx), both TG1 and TG2 are inverted when the internal anti-shock is at High.

#### \*2 Tracking mode

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

#### \*3 Sled mode

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

#### Serial Data Truth Table

Serial data	Hex.	Function			
FOCUS CONTROL		FS = 4 3 2 1			
FOCUS CONTROL      0    1    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    1    0    0    0    0    0    1    1    0    0    0    0    0    1    1    0    0    0    0    0    1    0	\$00 \$01 \$02 \$03 \$04 \$05 \$06 \$07 \$08 \$09 \$0A \$09 \$0A \$09 \$0A \$0D \$0D \$0E	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
00001111	φοι	AS = 0 $AS = 1$			
TRACKING CONTROL		$TG = 2 \ 1 \ TG = 2 \ 1$			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\$10 \$11 \$12 \$13 \$14 \$15 \$16 \$17 \$18 \$17 \$18 \$19 \$14 \$19 \$14 \$12 \$110 \$110 \$110 \$110 \$110 \$110	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
TRACKING MODE		DIRC = 1 DIRC = 0 DIRC = 1 TM = 654321 654321 654321			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\$20 \$21 \$22 \$23 \$24 \$25 \$26 \$27 \$28 \$27 \$28 \$29 \$28 \$29 \$2A \$29 \$2A \$22 \$2D \$2C \$2D \$2E \$2F	000000001000000011000010001010000011010000011000100001100000101000100001100001000100000011000011000100000011000011010100100001100001010100100001100001100100100001000100001000000011000100001000000011001000010100100001100100101000100001001010000110000011010100010100100001101000100100100001101000100100100001			



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

**Application Circuit** 

#### **Notes on Operation**

1. Connection of the power supply pin

	Vcc	Vee	VC
dual ±5V power supplies	+5V	–5V	0V
single 5V power supplies	+5V	0V	VC

#### 2. FSET pin

The FSET pin determines the cut-off frequency fc for the focus and tracking high-frequency phase compensation.

3. ISET pin

ISET current = 1.27V/R

- = Focus search current
- = Tracking jump current
- = 1/2 sled kick current
- 4. The tracking amplifier input is clamped at  $1V_{BE}$  to prevent overinput.
- 5. FE (focus error) and TE (tracking error) gain changing method
- (1) High gain: Resistance between FE pins (Pins 5 and 6)  $100k\Omega \rightarrow Large$ Resistance between TA pins (Pins 11 and 12)  $100k\Omega \rightarrow Large$
- (2) Low gain: A signal, whose resistance is divided, is input to FE and TE.



- 6. Input voltage of microcomputer interface Pins 20 to 25, should be set as follows.
  - $V{\ensuremath{\mathsf{H}}}$   $V{\ensuremath{\mathsf{Cc}}} \times 90\%$  or more
  - VIL Vcc  $\times$  10% or less

7. Focus OK circuit

- (1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- (2) The equivalent circuit of FOK output pin is as follows.



FOK comparator output is:

Output voltage High: VFOKH ≈ near Vcc

Output voltage Low: VFOKL  $\approx$  Vsat (NPN) + DGND

#### 8. Mirror Circuit

(1) The equivalent circuit of MIRR output pin is as follows.



MIRR comparator output is:

Output voltage High:  $V_{MIRH} \approx V_{CC} - V_{Sat}$  (LPNP) Output voltage Low:  $V_{MIRL} \approx near DGND$ 

- 9. EFM Comparator
- (1) Note that EFM duty varies when the CXA1372 Vcc differs from that of DSP IC (such as the CXD2500).
- (2) The equivalent circuit of the EFM output pin is as follows.



\* When the power supply current between Vcc and DGND is 5V.

EFM comparator output is:

Output voltage High: VEFMH  $\approx$  VCC – VBE (NPN)

Output voltage Low:  $\text{VefmL}\approx\text{Vcc}-4.8~(k\Omega)\times700~(\mu\text{A})-\text{Vbe}~(\text{NPN})$ 

Compensation
Phase
Internal
racking
Focus/T
for
Data
Design
Circuit
tandard (

	Unit		dB	deg	дB	deg	dB	deg	dB	deg
	Max.									
	Tvn	مارياً	21.5	63	16	63	13	-125	26.5	-130
	Min									
e Compensation	Description of output waveform and measurement method		When CFLB = 0.1µF							
	Measure. mont	point	2	5	5	2	11	11	11	11
	ias condition	1 E2 E3 E4								
	В	Ш	~	~	$\sim$	$\sim$	10	10	10.00	
	ŭ	5	30	80	8	8	25	25	25 13	25 13
		ŝ								
		S8								
ase		S7								
РЬ	SW conditior	90								
nal		5								
nter		4 N					0	_	<u> </u>	0
g Ir		s S					0	0	0	0
kin		ò								
rac		SS								
Is/T		S1	0	0	0	0				
a for Focu	Symbol									
d Circuit Design Data for	-+ 		1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	2.7kHz gain	2.7kHz phase
Standarc	Photo			sna	FOC					T

#### **Example of Representative Characteristics**



#### Package Outline Unit: mm

#### CXA1372BQ



#### NOTE : PALLADIUM PLATING This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

#### CXA1372BS

48PIN SDIP (PLASTIC) 600mil

